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A motor speed control system for an electronically
commutated brushless D.C. motor is provided which
includes a phaselock loop with bi-directional torque
control for locking the frequency output of a high
density encoder, responsive to actual speed condi-
tions, to a reference frequency signal, corresponding
to the desired speed. The system includes a phase
comparator, which produces an output in accordance
with the difference in phase between the reference
and encoder frequency signals, and an integrator-
digital-to-analog converter unit, which converts the
comparator output into an analog error signal voltage.
Compensation circuitry, including a biasing means
therein, is provided to convert the analog error signal
voltage to a bi-directional error signal voltage which is
utilized by an absolute value amplifier, rotational de-
coder, power amplifier-commutators, and an arrange-
ment of commutation circuitry, forming an integral
part of the phaselock loop and including position de-
coders, switches, and rotor position sensors, all coop-
erating to control the acceleration and deceleration of
the motor to achieve symmetrical bi-directional
torque control thereof. The phase comparator and
integrator-digital-to-analog converter unit cooperate
with a simplified overspeed control circuit to derive a
signal which is utilized in the system to get the motor
at its desired speed and to thereafter maintain it at
that speed.
7 Claims, 8 Drawing Figures
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LOVV SPEED PHASELOCK SPEED CONTROL is important because mechanical motor loads can often
SYSTEM be separated into fixed and variable components, per-
mits the phase locked loop described herein below to
ORIGIN OF THE INVENTION
 operate a?any desired pcrcPentage of pulse width ,„ ad.
The invent ion described herein was made by employ- 5 dition, the output signal is compatible with convcn-
ees of the United States Government and may be man- tional analog servo compensation, and the converting
ufactured and used by or for the Government for gov- techniques used is compatible with low speed direct
ernmental purposes without the payment of any royal- drive torquer operation, such as 3 rpm with a 16,384
ties thereon on or therefore. cycles per revolution encoder. In this regard, the sys-
10 tem enables stable operation over a speed range of
FIELD OF THE INVENTION
 abou, 2 lQ ,0() rpm and provides both high gain and
The invention relates to motor speed control systems wide bandwidth servo operation at low speeds. All this
and. more part icularly, to a phasclock servo system for judiciously tailored with bi-directional poweramplifier
an electronically commutated brushless D.C. motor ca- commutation to remove positive as well as negative
pable of operating at extremely low speed and having 15 torque disturbances.
bi-directional torque control. Further, the use of an electronically commutated
_ _ ,_^ brushless D.C. motor with the speed control system
BACKGROUND OF THE INVENTION provides a number of advantages as compared with sys-
There arc. of course, a large number of different terns which use A.C. motors (e.g., reduced weight and
types of motor speed control systems presently in use 20 power) and brush-type D.C. motors (e.g., advantages
which, in general, adequately serve the functions for such as no brush problems, low RFI /EMI characteris-
which they are designed. However, conventional sys- tics and compatibili ty with spacecraft environments) ,
terns do, general ly speaking, suffer certain disadvan- In addition, the system incorporates overspeed control
tagcs, par t icu la r ly in specified areas such as compata- in a highly simplified manner, and, as wil l become more
bil i ty w i t h low motor speed operation and ability to ~5 apparent, provides a smooth transition from an out-of-
provide stable operation over extended speed ranges. lock condition to the phasclock mode. Other advan-
Further, many of these systems are overly complex and tages include the el iminat ion of the effect of motor
thus excessively expensive to build and maintain as well electrical time constant by viewing the motor as a
as being incompatible with spacecraft applications. torque transducer and, as a consequence, controlling
Moreover, systems comparable to that of the invention -"' motor speed by controlling current to the motor wind-
customarily require an external digital clock (in addi- ings in contrast to applied voltage. Further, the elimina-
tion to a reference i n p u t ) and are not compatible with tion of low pass filters, in converting the pulse width
conventional analog servo compensation. A further dis- error signal into a corresponding analog signal, pro-
advantage of prior art systems is that they are generally vides significant improvement in system responsiveness
only applicable to A.C. or brush-type D.C. motors, with -*5 and stability and is particularly important in applica-
such motors general ly having the attendant disadvan- tions such as in driving a tape recorder because of de-
tages described below. Also, many of these systems do creased flutter. The system of the invention produces
not provide bi-directional torque control. Further, al- an error signal which corresponds exactly to the contin-
though overspeed controls have been incorporated in uous waveform at the sampling instant. In addition, the
such systems, in may instances, this has been done pulse width frequency (carr ier ) is removed and, as
th rough the use of a rather complex design. It is also stated, only small discontinuities between one ampli-
noted that typical prior art systems employ low pass fil- tude and the next remain, thereby resulting in a rela-
ters to achieve conversion of a digital or pulse-width lively smooth torque characteristic and low jitter,
error signal into an analog error signal and this ap- Considering the invention itself in more detail, a
proach presents problems, par t icular ly where em- ' motor control system for a brushless. electronically
ployed to achieve wide servo bandwidth. For example, commutated D.C. motor is provided which employs
such an approach introduces excessive phase lag into phasclock techniques to provide extremely accurate
the control loop and actually limits the gain and band- speed control. In accordance with a presently preferred
width which can be achieved. Final ly, the characteris- embodiment, the motor speed control system corn-
tics provided by many prior art systems involve limit " prises a reference frequency oscillator for generating a
cycling, hun t ing , or excessive j i t ter , all of which limit signal having a frequency proportional to the desired
precise low speed operation and hence suffer obvious speed of the brushless D.C. motor; a high density en-
attendant disadvantages. coder responsive to actual motor speed for generating
-T-,,,- ,*,,,,-,.,-r-,^vi cc an output having a -frequency proportional to thatS U M M A R Y OF THE INVENTION 55
 spced; >a ^ ^ompa^or for'comparing the fre-
In accordance with the invention, a motor speed con- quency of the reference frequency oscillator output
trol system is provided which cither overcomes or sub- with that of the encoder output and generating a pulse
s t a n t i a l l y reduces the effects of the disadvantages of the output in accordance therewith; an integrator-digital-
prior art. For example , the system of the invention is
 &() to-analog converter unit for converting the phase cotn-
sel f - locking and provides both adjustable gain and ad- parator output into an analog error signal voltage; a
justable D.C. bias. Considering these latter two features compensation network for converting the analog error
more specifically, the invent ion provides for selection signal to a bi-directional error signal which is combined
of the re la t ionship between the changes in the input with the output of a simplified overspeed control cir-
pulsc dura t ion t imes and changes in the output analog ,,. cuit so that the system achieves both phaselock and
error voltage and also for setting of the output level of " overspeed control; and means for utilizing the bi-
an integrator-digital- to-analog converter unit to vary directional error signal to control the acceleration and
about am desired D.C. level. This latter feature, which deceleration of the motor to obtain the symmetrical bi-
3,883,785
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directional control thereof necessary to get and main- the output of pulse shapcr 16 forming one input to a
tain the motor at its desired speed through the motor phase comparator 18 described hereinbelow.
winding selection and signals fed thereto. The latter .The second input to phase comparator 18 is derived
named means includes a absolute value amplifier for from high desity encoder 20. The encoder 20, as indi-
deriving rectified error signals and, with the cpopera- 5 cated in FIG. 1, is part of an integral assembly which
tion of a rotation decoder, a polarity detection signal; also includes D.C. motor 22, indicated in dashed lines,
and power amplifiercommutators interconnected with and a tape/head load 24. In an exemplary embodiment,
the commutation means of the motor such that com- the encoder 20 takes the form of a conventional photo
mutation means is an integral part of the phaselock optical encoder or "inductosyn" and produces 16,384
loop. . 10 cycles per revolution to establish a servo reference of
Other features and advantags of the invention will be 820 Hz and 14,760 Hz, respectively, for 3 rpm and 54
set forth in or be apparent from the detailed description rpm operation of motor 22.
of a presently preferred embodiment found hcreinbe- The accuracy of encoder 20 is extremely important
low. in that the total system performance only be as good as
15 the encoder itself. A number of problems are encoun-
BRIEF DESCRIPTION OF THE DRAWINGS
 tered in providing this accuracy such as ,ine resolution
FIG. 1 is a block diagram of a motor speed control and detection limitations. Best results are achieved by
system according to a presently preferred embodiment using a high density encoder (anyone of the high desity
of the invention; precision designs being suitable) which minimizes both
FIGS. 2(u) to 2 ( m ) arc voltage waveform diagrams 20 phase shift in the forward loop (an acute problem at the
for the voltages at various points in the system of FIG. 820 Hz reference frequency) and the effects of disturb-
1 (and the circuits of FIG. 3 and 4); ing torques. As presently used, however, it must have
FIG. 3 is a schematic circuit diagram, partially in at least 16,384 counts per revolution in order to be
block form, showing the circuit details of the phase compatible with stable, relatively high bandwidth servo
comparator and ovcrspeed circuit of FIG. 1; 25 operation as low as 2 rpm. With the use of higher desity
FIG. 4 is a schematic circuit diagram, largely in block encoders, the control system will pass more encoder
form, of the intcgrator-digital-to-analog converter unit error haromics which give rise to higher speed jitter. In
of FIG. 1; and particular application for which the invention is used,
FIG. 5(a) to 5(c) are voltage waveform diagrams this can be tolerated. For other applications it may be
used in explaining the operation of bi-directional con- 30 desirable that the phase comparator 18 (discussed in
trol of FIG. 1. detail hereinafter) be modified so as to code the output
DESCR.PTiON OF A PREFERRED EMBOD.MENT
Referring to FIG. 1, there is shown a block diagram cover the error signal. Further, the encoder could in-
of the inventive motor speed control system adaptable 35 elude parallel readout stations which would be used
to a tape recorder or more specifically to a helical tape one at a time, the other station being automatically
recorder. Although the invention is described relative switched in if the first falls.
to driving a tape recorder, it wil l of course be under- The output of encoder 20, generally a sine wave sig-
stood that it has wider applicability, particularly with nal having an amplitude of about 4 volts peak-to-peak
motor driven systems where precise control thereof is with inherent amplitude modulation caused by me-
dcsired. The system includes a reference frequency os- chanical imperfections, is coupled to amplifier limiter
cillator 10 which is considered to be external to the 26 which converts the sine wave to a square wave such
control system proper, and the reference frequency that errors due to amplitude modulation are reduced,
provided thereby can be derived, in an exemplary em- The amplifier limiter 26 can take a number of forms
bodiment, from the time reference provided in the ' and can, for example, utilize conventional zero crossing
spacecraft in which the system is incorporated. The rcf- techniques to produce the desired square wave output,
ercnce frequency oscillator 10 governs the long term Limiter 26 preferably produces a square wave output
speed stability of the control system since, as explained of approximately 5 volts zerb-to-peak. The output of
hereinbelow, the control system locks the frequency of limiter 26 is connected to a second pulse shaper 28
the signal of high density encoder 20 to that of the ref- " (identical to pulse shaper 16) which is in turn con-
erencc output provided by oscillator 10. The reference nected to phase comparator 18. Pulse shapers 16 and
frequency chosen is a function of the speed (in revolu- 28 both convert the square wave inputs thereto into
tions per second) desired and the encoder density (in very narrow pulses as indicated by the waveforms
lines per revolut ion) , and an exemplary frequency of V f-«(r) and V t-E(t), respectively, in FIG. 1 and FIGS.
14.760 Hz may be used in the specific embodiment " 2(«) and 2(b) . Each of the pulse shapers 16, 28 prefer-
under consideration. Further, a square wave of approx- ably comprises a monostable multivibrator adjusted to
imately 5 volts zero-to-peak is desirable for the specific provide an output pulse of approximately 0.6 micro
application under consideration. second at the half voltage point.
The output of reference oscillator 10 is connected to
 6 Phase comparator 18 provides a digital error signal
a frequency divider 12 which is considered an integral in the form of variable duty cycle rectangular waves,
part of the control system. The divider 12 includes with each of the rising or leading edges thereof occur-
logic circuits for dividing the 14,760 Hz reference fre- ring at a V F H ( r ) pulse and each of the falling or trailing
quency by a factor of 18. A switch 14 permits selection edges occurring at a V f-E(t) pulse, thereby achieving
of the 14,760 Hz of oscillator 10 for playback or the ^ pulses having a pulse width depending upon the relative
820 Hz frequency of divider 12 for recording. The out- " phase of V r l i(t) and VF E( t ) . System load disturbances
put of switch 14 is connected to a first pulse shaper 16 will cause instantaneous angular position error or phase
which can be a conventional monostable multivibrator, error between VF K( t ) and V t-E(t) which modulates the
3,883,785
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relative: location of the trailing edges of the digital error cro" circuits. The remaining circuits arc of convcn-
signal, thereby effecting variation in the signal duty tional construction. Except for RC networks (not
cycle or pulse widths. shown), which are used to set the pulse width durations
Referring to FIG. 3, there is shown a block diagram of the monostable multivibrators 56 and 68, no differ-
of a simple phase comparator, corresponding to com- 5 cntiators and filters are required for the micro-circuit
parator 18 together with an associated ovcrspeed pro- version.
lection circuit 30, intcgrator-D/A converter uni t 44, The function of integrator-D/A converter unit 44 is
compensation network 46, and operational amplifier to translate the pulse width information contained in
80 ( including input resistors 48 and 50 and feedback the output of phase comparator 18 into a correspond-
resistor 52), all these components also being shown in 10 ing analog signal. The narrow input reference pulses
FIG. 1. As illustrated, comparator overspeed protec-. V f . B ( f ) and encoder pulses V f- f :(i), derived from pulse
tion circuitry 18, 30 includes "set"—"clear" flip-flop shapers 16 and 28 and shown in FIGS. 2(a) and ( /?) , rc-
34, NAND gate 36, buffer amplifier inverter 38 and RC spcctively, provide setting and clearing of flip-flop 32
network 40, all interconnected as shown in FIG. 3. of comparator 18, resulting therefrom in an output
More particularly, the set input 31 of flip-flop 32 is 15 waveform V0 ( / ) , shown in FIG. 2(c), which is applied
connected to receive the V fV(( ') output of pulse shapcr to both amplifier 53 of integrator-D/A converter uni t
16 whereas the clear input 33 in connected to receive 44 is amplified and thereafter applied to constant cur-
thc V,-,;(/) output of pulse shaper 28. As illustrated, the rent source 60 which provides a signal for charging first
Q32 output of flip-flop 32 is connected back to the set capacitor 62 during the positive going portion of a
input 31, and the Q:!2 output is similarly connected 20 pulse of the amplified \'g (r) waveform, the charging
back to the clear input 33. The Q-S2 output of flip-flop of capacitor 62 terminating at the end of the positive
32 is also connected to two inputs of integrator-D/A portion of the duty cycle or trailing edge of the pulse
converter unit 44 which has its output applied via com- of the amplified Vg (t) waveform. As il lustrated in
pensation network 46 to input resistor 50 of opera- FIG. 2(/), VW2O) is the voltage waveform developed
tional amplifier 80. -5 across capacitor 62. Thus, capacitor 62 serves as a
A typical unit for phase comparator 18, including square wave integrator for the total duration of the pos-
flip-flop 32 and its set input 31 and clear input 33, is a itivc pulses (compare FIG. 2(c) and 2(/)). The integra-
Diode-Transistor Micrologic Pulse Triggered Binary tion operation performed by capcitor 62 is terminated
Gated Flip-Flop (DTjuL 950) supplied by Fairchild at the trailing edge of each input pulse of waveform
Camera and Instrument Corporation and operating as 3() Vg ( t ) . The integrated signal, developed across capac-
a R-S Flip-Flop or Counter Stage. The details of this itor 62, is coupled to FET. switch 66 via buffer ampli-
flip-flop and its operation are disclosed in Fairchild fier 64 which has its bias set by reference voltage E,.,.,.
data sheet SL-10 dated August 1965. It will be noted that the D.C. bias of the digital-to-
Respecting overspeed protection circuitry 30, the op- analog converter 44 can be set to vary about any de-
eration of which will be discussed in detail hereinafter, -- sired D.C. level by varying the reference voltage Er,,/
one input 35. of flip-flop 34 is connectecl to pulse connected between buffer amplifier 64 and ground via
shaper 16, and the corresponding output Q32 is con- switch 65. This feature is important in motor control
nected back to input 35 as well as to input resistor 48 applications because mechanical loads can often be
of operation amplifier 80 via amplifier inverter 38 and separated into fixed and variable components. In addi-
RC network 40. Another input to flip-flop 34 is direct 4<) tion, this control also permits the phasclock loop to op-
input 37 which is connected to and receives the output erate at any selected percentage pulse-width,
of N A N D gate 36, the inputs of which arc from the Q:)2 At the same time as the integration operation is oc-
output of flip-flop 32 and pulse shaper 28. curring, the trail ing edge of the corresponding pulse of
The details of the makeup of integrator-D/A con- waveform Vg ( / ) , as applied to monostable mul t iv i -
vcrter uni t 44 are shown in FIG. 4. As illustrated, the brator 56, is used to trigger monostable mult ivibrator
integrator-D/A converter uni t 44 includes an input am- 56. Multivibrator 56 produces an output pulse (sec
plifier 53 which receives the Q:12 output of phase com- waveform V,,,(0 of FIG. 2(d)) which "closes" FET.
parator 18, this output also being connected to a first switch 66 for a time t,,, determined by the pulse width
monostable mult ivibrator 56. The output of amplifier of the output pulse of multivibrator 56, and second ca-
53 is connected to a constant current source 60, the pacitor 72 charges to a value corresponding to the am-
output of which is applied to one end of a first capaci- plitudc of the pulse being applied thereto from FET.
tor 62, the other end thereof being grounded. The sig- switch 66. Thus, any change in the pulse width of the
nal developed across capacitor 62 is coupled to the input pulses of waveform Vg (I) to integrator-D/A
input of buffer amplifier 64 which also has a variable ,, converter unit 44 is reflected by a corresponding
reference voltage E,-,./connected thereto via switch 65. " change in the voltage level on capacitor 72 for each
The output of buffer amplifier 64 is connected to an pulse cycle.
FET. switch 66 which receives a control input from To prepare the integrator-D/A converter un i t 44 for
monostable mult ivibrator 56. Monostable multibibra- each succeeding input pulse of waveform Vg ( t ) , the
tor 56 is also connected to a second monostable mult i-
 6() output of multivibrator 56 is processed to produce a
vibrator 68, the output of which is connected to a clump pulse having a leading edge which corresponds to the
circuit ( c l amp) 70 having a ground terminal and an trailing edge of the output pulse of multivibrator 56. To
inpu t connected from capacitor 62. The output of FET. this end, the output from multivibrator 56 (see wave-
switch 66 is connected to ground through a second ca- form V,/,(0 of FIG. 2(c/)) is applied to multivibrator 68
pacitor 72 and to a final buffer amplifier stage 74 which ^ whose output (sec waveform V,,.2(0 of FIG. 1(e)) is
has, at its output , an analog error signal. coupled to dump circuit 70 which provides a low im-
Monostable mult ivibrators 56 and 68 and buffer am- pedance path in parallel with capacitor 62 for the dis-
plificrs 64 and 74 can be commercially available "mi- charge thereof for a time t,,. Hence, with the aid of
3,883,785
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dump or clamp circuit 70 there is provided a means for tation network of brushless D.C. motor 22, as will be
discharging capacitor 62 so that it wil l be in the dis- described in detail hereinafter, at a precise amplitude —
charged condition when a succeeding pulse is applied to the appropriate winding of motor 22.
thereto from constant current source 60, which sue- Immediately, the rotor (not shown) of motor 22
ceeding pulse charges capacitor 62 as described above. 5 starts rotating with increasing velocity, i.e., it accler-
Amplifiers 64 and 74 are connected as voltage follow- ates. Since encoder 20 is coupled to the rotor by output
ers and hence serve as buffer stages presenting high shaft 92 of motor 22 (see FIG. 1), the pulse repetition
input impedances to the capacitor charing circuits of rate of the pulses from encoder 20, and ultimately from
62 and 72, respectively. pulse shaper 28, increases to approach that from pulse
The switching process described above is repeated 10 shaper 16, at which time, the motor 20 will be operat-
within the period T (one half of this time being equal ing at its desired speed. More particularly, as the pulses
to the delay time of the integrator-D/A converter 44 from pulse shaper 28 increase in pulse repetition rate
uni t ) , and the output is the staircase waveform V„,„(/) to approach that from pulse shaper 16, the acceleration
shown in FIG. 2(1) when the input Vg (t) waveform of the motor tends to decrease and finally approaches
is phase modulated. 15 zero (motor 22 at a constant average velocity) when
Since the control system described herein involves the pulses from the two pulse shapers 16, 28 are at the
position detecting and is one which controls the instan- same pulse repetition rate, this being due to the opera-
taneous phase of a rotating torque motor, the system is lion of flip-flop 32 in accordance with the clear and set
inherently unstable. Accordingly, error rate damping is inputs 33 and 31 thereof.
required along with integral compensation to reduce 20 It is at this point that the system starts to operate in
the steady state error. To this end, compensation net- its phaselock mode. Flip-flop 32 is set by VFR(t) from
work 46, connected to receive the analog error signal pulse shaper 16-and cleared by VFe(t) from pulse
(V,,,,,(/) waveform of FIG. 2(1)) from integrator-D/A shaper 28, pulse by pulse, establishing alternate wave
converter unit 44, includes error rate damping and of the same pulse repetition frequency as the reference
inctrgrating networks (not shown). While it is essen- 25 pulses but of variable duty cycle in accordance with the
tial ly a frequency sensitive circuit used to adjust the pulses from pulse shaper 28. The duty cycle of this rect-
gain and phase of the error signal from intcgrator-D/A angular wave is proportional to the phase error, within
converter uni t 44 to optimize system performance, it a linear operating range of ± n radians with respect to
also includes an amplifier inverter stage 45 having a bi- the frequency of the reference signal where a 50 per-
asing means for establishing the zero level of a bi- 30 cent cycle (square wave) corresponds to zero phase
directional error signal therefrom. error in the situation where the control system is so set
The output of compensation network 46 is connected to provide maximum control thereby. Accordingly,
to resistor 50 of operational amplifier 80, operational should motor 22 start to slow down, phase comparator
amplifcr 80, as shown in FIG. 3, including suitable 18 provides at its output a pulse type signal in which the
input resistors 48 and 50 and a feedback resistor 52. As 35 duty cycle of the individual pulses, related to the motor
will be discussed in more detail hereinafter, overspeed speed, is utilized through circuitry, to be described in
control circuit 30 is coupled to resistor 48 of operation detail hereinafter, to bring motor 22 back to proper
amplifier 80 which functions to essentially combine the speed.
bi-directional error signal to essentially combine the As long as the system is in mode 1 or 2, start and ac-
bi-directional error signal with the output from over- celeration condition and phaselock condition, respec-
speed circuit 30. lively, overspeed circuit 30 has no influence on the sys-
The comparator-ovcr-speed circuit 18,30, along with tern. More particularly, by action of NAND gate 36
intcgrator-D/A converter uni t 44, compensation net- (see waveform jputput V36(/) in FIG. 2(/ ;)) .and the
works 46, and operational amplifier 80, enables the feedback from Q34 to input 35 of flip-flop 34, the Q34
motor speed control system to perform three functional • output of flip-flop 34 is maintained at 5 volts zero-to-
modcs of operation, namely: ( I) start and acceleration peak (see waveform V34(r) in FIG. 2( i ) ) . This 5 volts
condition, (2) phaselock and (3) overspeed control is coupled to buffer amplifier inverter 38, which pre-
and deceleration condition. Before proceeding further, forms the logic function of providing zero volts output
the general details of these three functional modes of (see waveform V3rt in FIG. 2(J)) for a predetermined
operation wil l be presented. positive input voltage, which in this case is 5 volts. Ac-
The first function mode, referred to as the start (un- cordingly, the output from overspeed circuit 30 (see
dcrspeed) condition, is performed by flip-flop 32 and waveform output V4 ( P( / ) in FIG. 2 (k ) ) applied to resis-
its associated control circuitry, integrator-D/A con- tor 48 of operational amplifier 80 is 0 volts and has no
verier un i t 44, compensation network 46, and opera- influence on the syslem.
lional amplifier 80 with its resistors 50 and 52. Init ially, " The overspeed mode, utilizing overspeed circuit 30,
when power is applied to the motor speed control sys- comes inlo play only at such times as motor 22 exceeds
tern, there is no output from high density encoder 20. ils desired speed, for example, where Iwo conseculive
Since reference frequency oscillator 10 is operational, V ,.•,.•(() pulses occur withoul an intervening V F K ( t )
a reference pulse stream V/.-R(/) is immediately applied 6f) pulse. As shown in FIG. 3, NAND gate 36 and flip-flop
from pulse shaper 16 to set input 31 of flip-flop 32 of 34 cooperate in delecting when the frequency of the
phase comparator 18, thereby selling flip-flop 32, and signal from encoder 20 is grealer lhan lhal provided by
Iherefore the Q:fl outpul ihercof, to a "one" or more the signal from reference oscillator 10 (or frequency
precisely in the example chosen lo 5 volis zero-to-peak divider 12). More particularly, with motor 22 in this
state. This outpul signal is furnished to intcgrator-D/A
 6? condition. NAND gale 36 has applied iherelo (nole
converter unit 44, where it is integrated until saturation overspeed portion of the waveform of FIG. 2) two posi-
is reached, and thereafter fed through the remaining live signals of 5 volts zero-to-peak, one from pulse
circuitry of ihe phaselock loop, including ihe commu- shaper 28 (V f - f ; ( / ) waveform of FIG. 2 ( b ) ) and the
3,883,785
10
.other from the Q:i., output of flip-flop 32 (\ g (t) wave-
form of FIG. 2(#) ). It therefore provides to input 37 of
flip-flop 34 zero volts or a logical zero level for the
pulse duration of its output (sec waveform V [ W ( t ) in
FIG. 2 ( / i ) K With zero volts at input 37, flip-flop 34 5
function such that OIM is at zero volts or logical zero
levcl (see waveform V : M ( t ) in FIG. 2 ( / ) ) regardless of
what signal is applied to input 35. Buffer amplifier in-
verier 38 thereafter provides 5 volts zero-to-pcak out-
put for the period of time beginning with the occur- 10
rcncc of the second V
 f - K ( t ) pulse and ending with the
occurrcnce of a V ,-„(/) pulse, (sec waveform V : ) ( l(/) in
FIG. 2 ( / ) ) which is in turn coupled to resistor 48 of op-
crat ional amplif ier 80 via RC network 40.
RC network 40, whose output voltage V4 , ,( /) takes 15
the waveform shown in FIG. 2 ( A ) , prevents any noise
signal from entering operational amplifier 80 from
overspeed circui t 30 which could influence phaselock
operation. In other words, RC network 40 only allows
a signal to be coupled to operational amplifier 80 from 20
overspccd ci rcui t 30 when motor 22 is t ru ly in over-
speed condition (operational amplifier output V K , , ( / ) ) .
Accordingly, by the operation just described, it is
only when motor 22 exceeds its desired speed that a
positive signal is applied to resistor 48 of operational -5
amplif ier 80 from overspeed circuit 30 which in turn
substracts from the signal at resistor 50 of operational
amplif ier 80, thereby causing a negative acceleration
(dece lera t ion) of motor 22.
The funct ion of the first and th i rd operational mode 30
just discussed might be said to be of the so-called
"hangbang" type, each operational mode being unsta-
ble in nature un t i l motor 22 reaches its synchronous
speed. When the motor 22 reaches the phasclock con-
di t ion, synchronous speed, and the system is function-
ing in its second operational mode, the output of flip-
flop 32 is a rectangular wave whose duty cycle is a
func t ion of the relative phase of the inputs from pulse
shapers 16 and 28.
Referr ing again to FIG. 1, the bi-directional control
feature of the inven t ion wi l l now be considered with the
system operating in the phase lock mode. Operational
amplif ier 80 is connected to an absolute value amplifier
( A V A ) 82, which is arranged and designed to accept,
ampl i fy , and rectify, e.g., a bi-directional error input '
s ignal V , ( / ) (shown in FIG. 5 (« ) ) from operational am-
pl i f icr 80. The bi-directional error input , while shown
as a smooth curve in FIG. 5(<i ) . is in fact composed of
waveform V w , ( r ) of FIG. 2 ( in ) , waveform V m ( r ) , as
shown, being only a small portion of waveform V , ( f ) a t
the peak negat ive excursion N, thereof. AVA 82 re-
ceives this b i -di rect ional error input V ; . ( / ) and devcl-
opes corresponding outputs— rectified error signals,
V ' v U ) and polari ty detection signal , V , , ( / ) . (see FIGS. ,.,.
5 ( / > ) and 5(c) . respect ive ly) , the later signal being de- " "
vcloped w i t h the cooperation of rotation decoder 84 at
the o u t p u t thereof, the inpu t thereto being from AVA
82. Rota t iona l decoder 84 also controls clockwise
( C W ) and counterclockwise (CCW) operation of ^
motor 22. as commanded. Commands for the selection
of the motors ' operating direction arc effected through
CW and CCW control inputs, indicated by arrows 84A
and 84B. being applied to rotation decoder 84, as for
example , t ransis tor transistor logic, TTL, level signals.
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Rotat ion decoder 84 is connected to a pair of posi- "
tion decoders 86 to which it applies polarity detection
sic mi I. V,.( , ) of FIG. 5(C). Also connected to the posi-
"
tion decoders 86 arc respective ones of position sensors
88 which produce signals related to the position of the
permanent magnet rotor (not shown) of motor 22.
The rectified error signals, V \ ( / ) of FIG. Sb, from
AVA 82 arc applied to two identical power amplifier-
commutators 42, each including an operational ampli-
fier 42A, to which a respective rectified error signal,
V \ ( r ) , from AVA 82 is applied, and electronic power
commutator 42B, to which the output signal from its
associated position decoder 86 is applied. The output
signal from amplifier 42A is coupled to power commu-
tator 42B. To minimize lags occurring in the phaselock
control operational mode, current feedback is pro-
vidcd, in each case, from the output of power commu-
tator 42B to the input of amplifier 42 A, in such a way
that the electrical time constant of motor 22 does not
influence open loop response at crossover. Power com-
mutators 42B, under the control of position decoders
86 and with the aid of suitable logic gates (not shown),
use the outputs of rotar position sensors 88 to switch
the stator windings 22A, 22B via switches 90 so as to
apply to the stator winding 22A, 22B, at the proper
time, the output signals from power commutators 42B
to provide commutation and therefor cont inuous rota-
tion of the rotor of motor 22.
Each of the power amplifier-commutators 42, just
discussed, is fundamental ly a straight-forward amplif ier
which operates, as previously described, in conjunction
with respective ones of position sensors 88, respective
position decoder 86, and rotational decoder 84. How-
ever, power amplifier-commutators 42 util izes two fea-
tures which make them unique. The first is the provi-
sion of current feedback which effectively makes the
operational amplifiers 42A current sources, thereby
moving the electrical t ime constant to a very high frc-
quency which is well beyond the control loop fre-
quency making the control essentially insensitive to
motor back E.M.F.. The other feature is the bi-
directional capability provided.
Motor 22 is shown as a double delta brushless D.C.
motor which comprises a permanent magnet rotor (not
shown) and two wound stator windings 22 A and 22B
separated by 30 electrical degress, each comprising
three non-rotating windings connected in a delta con-
figuration. Stator windings 22A, 22B arc intercon-
nccted via respective one of two sets of six solid state
switches 90— namely, switches 90A, 90B, 90C, 90D,
90E and 90F for winding 22A and switched 90G, 90H,
901, 90J, 90K and 90L for winding 22B— with respec-
live power commutators 42B. They arc energized, as
previously mentioned, in accordance with signals from
the respective power commutators 42B being applied
thereto via cooperating switches 90 under the control
of respective position decoders 86. Hence, motor 22 is
comparable to a brush D.C. motor wi th twelve commu-
tators bars per electrical cycle.
While not shown, motor 22 is provided with a slotted
disc which interrupts, in sequence, six light beams (not
shown) associated with position sensors 88. Moreover,
although, in the embodiment under consideration, the
rotor position is sensed optically by light emitters and
phototransistors, other techniques such as Hall effect
devices. _ magneto-resistors and even auxi l iary stator
windings can also be used. Since brushless motors and
their associated commutation circuits responsive to
such sensors are well known, a detailed description
thereof will be omitted. It is important to note here that
11
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the commutation circuits for brushless D.C. motor 22
form an integral part of the phaselock loop, particularly
in their novel inconnections and cooperation, as de-
scribed hereinabove, with rotational decoder 84 and
power amplifier-commutators 42. 5
The use of two delta stator windings 22A, 22B sepa-
rated by 30 electrical degrees and connected in parallel
overcomes the low speed operational limitations of
motor 22 by reducing the torque ripple often found in
D.C. brushless motors. Each delta winding 22A, 22B of 10
motor 22 commutates within a 60 electrical degree
zone, generally resulting in relative torque sensitivity
and back E.M.F. variations from 0.866 to unity. How-
ever, because each delta winding is separated by 30
electrical degrees, the actual relative torque and back 15
E.M.F. variations cancel and vary only from 0.94 to
uni ty . Further, the double delta motor winding scheme
has inherent reliability in that there is no single point
failure (short or open) in one delta winding's drive that
prevents phaselock operation with the other delta 20
winding.
It should be noted that the requirement for bi-
directional torques is not to enable motor 22 to be
commanded in CW and CCW directions since this can
be done merely by reversing the motor commutation 25
sequence, but rather so that either positive or negative
torque disturbances arc kept under symmetrical servo
control, e.g., the motor can also be controlled in those
tape recorder systems wherein the tape itself, in some
instances, drives the motor. This consideration includes 30
both long term and instantaneous loads.
Referring again to FIG. 1, the rotor of motor 22 is
provided with output shaft 92 which serves to drive
tape head load 24 or other conventional mechanical
loads which require precision drives. Output shaft 92 is 35
also connected to encoder 20 and to the slotted disc
(not shown), mentioned above as cooperating with po-
sition sensors 88.
Although the invention has been described with re-
spect to an exemplary embodiment thereof, it will be 40
understood that variations and modifications can be ef-
fected in this exemplary embodiment without departing
from the scope and spirit of the invention. For example,
while in the exemplary embodiment position sensors 88
and high density encoder 20 are illustrated as being two 45
independent units connected to output shaft 92, they
can of course be combined in a single unit.
What is claimed is:
1. In combination, a brushless D.C. motor and motor
speed control system for controlling the speed of said 50
motor, said system comprising:
means for generating a reference frequency signal;
sensor means responsive to the motor for produc-
ing angular position signals and including an output
signal having a frequency in accordance with the 55
speed of the motor;
phase comparator means for comparing the refer-
ence frequency signal with the sensor output signal
and for producing an output pulse train in which
each pulse thereof is determined in accordance 60
with the difference in frequency and phase be-
tween the reference frequency signal and the sen-
sor output signal;
integrator-digital-to-analog converter means for con-
verting the output of said phase comparator into an
analog error signal voltage,
•biasing means for converting said analog error signal
voltage to a bi-directional error signal voltages; and
means responsive to the bi-directional error signal
voltage of said biasing means for controlling accel-
eration or deceleration of said motor to achieve
symmetrical bi-directional torque control thereof.
2. A combination as claimed in claim 1, wherein the
last mentioned means includes an absolute value ampli-
fier coupled to receive said bi-directional error signal
voltage for producing an pair of amplitude control sig-
nals; and rotational decoder means connected to said
absolute value amplifier for cooperating therewith to
produce a polarity control signal.
3. A combination as claimed in claim 2, wherein the
said last mentioned means further comprises position
decoder means, connected to receive said angular posi-
tion signals from said sensor means and said polarity
control signal from said rotational decoder means, for
producing an electrical signal in accordance with the
position of the output shaft; a pair of amplifier means
connected to receive respective ones of the pair of am-
plitude control signals of said absolute value amplifier
and the output of said position decoder means; and
switching means responsive to the output of said ampli-
fier means for controlling the sequence and level of
current flow through the motor windings.
4. A combination as claimed in claim 3, wherein said
pair of amplifier means each comprise an operational
amplifier having a first input connected to a respective
one of the amplitude control signals of said absolute
value amplifier; power commutator means connected
to the output of said operational amplifier and to the
output of said position decoder means; and a current
feedback loop connected between said power commu-
tator means and a second input to said operational am-
plifier.
5. A combination as claimed in claim 4, wherein said
position decoder means includes a pair of position de-
coders, each having a first input connected to receive
a respective angular position signal from said sensor
means and a second input connected to receive the po-
larity control signal from said rotation decoder means,
the outputs thereof being coupled to the power com-
mutator of respective ones of said pair of amplifier
means.
6. A combination as claimed in claim 1, further com-
prising overspeed control means resposive to the out-
put signal of said sensor means and said reference fre-
quency signal and having an output combined with said
bi-dircction error signal for preventing the speed of
said motor from exceeding a predetermined value.
7. A combination as claimed in claim 1, wherein said
sensor means includes position sensor means for sens-
ing the absolute position of the output shaft of said
motor for motor commutation purposes and encoder
means for producing said output signal having a fre-
quency in accordance with the speed of said motor.
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